




MOTOROLA CONFIDENTIAL PROPRIETARY

Engineer:	MOTOROLA INC.		
Drawn by:			
R&D CHK:	TITLE: SIRIUS IA	Size:	
DOC CTRL CHK:	Top Level		
MFG CTRL CHK:			
QA CHK:	REV: P3	Drawing Number:	Page: 1 Of: 23
Changed by: Frg025	Date: Wednesday, March 30, 2005	Time: 6:16:00 pm	



MOTOROLA CONFIDENTIAL PROPRIETARY



Engineer:	Refael Gomez		
Drawn by:	Refael Gomez		
R&D CHK:	TITLE: SIRIUS IA	Size:	
DOC CTRL CHK:	BaseBand Top Level		
MFG CTRL CHK:	REV: P3	Drawing Number: 8487533Y02	Page: 2 OF 23
QA CHK:	Date: Tuesday, April 5, 2005	Time: 4:06:52 pm	
Changed by: Frg025			



NC - GPS_CLK

Engineer:	MOTOROLA INC.		
Drawn by:			
R&D CHK:	TITLE: SIRIUS IA	Size:	
DOC CTRL CHK:	SIM, Triflash, and Keypad Connectors		
MFG CTRL CHK:	REV: P3	Drawing Number:	Page: 3 Of 23
QA CHK:	Date: Thursday, March 31, 2005	Time:	6:43:07 pm
Changed by: Frq025			


A
B
C
D




2 POLE IMPLEMENTATION FOR THE KEYPAD AND SIDE KEYS


	ROW7	ROW6	ROW5	ROW4	ROW3	ROW2	ROW1	ROW0
COL 0	6	4	2	8	.	#		9
COL 1	Left Soft	Menu	Right Soft	Carrier	Video Call Send	Voice Call Send		7
COL 2	Speaker	Vol Down	Vol Up	Camera	VR	0		5
COL 3	Nav Center	Nav Up	Nav Down	Nav Left	Nav Right	3	1	

MOTOROLA CONFIDENTIAL PROPRIETARY



Engineer:	MOTOROLA INC.		
Drawn by:			
R&D CHK:	TITLE: SIRIUS IA	Size:	
DOC CTRL CHK:	GPU & Flip Connector		
MFG CTRL CHK:	REV: P3	Drawing Number:	Page: 4 OF 23
QA CHK:	Date: Thursday, April 7, 2005	Time:	4:47:34 pm
Changed by: frg025			






POG Hierarchy Block
 4 Sheets
 MCU and IPCM Peripheral Interface
 Memory & Test Interface
 DSP Interface
 Power
 Wingboard Interface

NEXUS SETUP

2 WIRE	-
8 WIRE ASAP/VSAP	(UNSTACKED CORE) DNP R1050 DNP R1051
8 WIRE SIM/MMC	(PERIPH) DNP R1071 DNP R1072

Engineer:	MOTOROLA INC.		
Drawn by:			
R&D CHK:	TITLE: SIRIUS IA	Size:	
DOC CTRL CHK:	Flash Memory		
MFG CTRL CHK:	REV: P3	Drawing Number:	Page: 6 Of: 23
QA CHK:	Date: Tuesday, March 29, 2005	Time:	6:52:37 pm
Changed by: Frg025			



A


B

C


D

MOTOROLA CONFIDENTIAL PROPRIETARY


Engineer:	MOTOROLA INC.		
Drawn by:			
R&D CHK:	TITLE: SIRIUS IA	Size:	
DOC CTRL CHK:	SDRAM & DOC		
MFG CTRL CHK:	REV: P3	Drawing Number:	Page: 7 Of: 23
QA CHK:	Date: Wednesday, March 30, 2005	Time:	6:04:52 pm
Changed by: Frg025			




SDRAM Supplies
K6 VCC0
J6 VCC
DOC Supplies
G5 VCC0
F1 VCC




Engineer:	MOTOROLA INC.		
Drawn by:			
R&D CHK:	TITLE: SIRIUS IA	Size:	
DOC CTRL CHK:	POG DSP Interface		
MFG CTRL CHK:	REV: P3	Drawing Number:	Page: 8 Of: 23
QA CHK:	Date: Monday, February 28, 2005	Time:	3:55:21 pm
Changed by: e11248			



Engineer:	MOTOROLA INC.		
Drawn by:			
R&D CHK:	TITLE: SIRIUS IA	Size:	
DOC CTRL CHK:	POG Memory & Test Interface		
MFG CTRL CHK:	REV: P3	Drawing Number:	Page: 9 Of: 23
QA CHK:	Date: Tuesday, April 5, 2005	Time: 3:54:41 pm	
Changed by: Frg025			



Engineer:	MOTOROLA INC.		
Drawn by:			
R&D CHK:	TITLE: SIRIUS IA	Size:	
DOC CTRL CHK:	POG Peripheral Int		
MFG CTRL CHK:	REV: P3	Drawing Number:	Page 10 Of 23
QA CHK:	Date: Tuesday, April 5, 2005	Time: 3:56:41 pm	
Changed by: Frg025			










NEXUS SETUP

2 WIRE	-
8 WIRE ASAP/VSAP	(UNSTACKED CORE) DNP R1050 DNP R1051
8 WIRE SIM/MMC	(PERIPH) DNP R1071 DNP R1072


MOTOROLA CONFIDENTIAL PROPRIETARY

Engineer:	MOTOROLA INC.		
Drawn by:			
R&D CHK:	TITLE: SIRIUS	Size:	
DOC CTRL CHK:	POG Power Interface		
MFG CTRL CHK:	REV: P3	Drawing Number:	Page: 11 Of: 23
QA CHK:	Date: Tuesday, April 5, 2005	Time: 3:57:24 pm	
Changed by: Frg025			




MOTOROLA CONFIDENTIAL PROPRIETARY


Engineer:	MOTOROLA INC.		
Drawn by:			
R&D CHK:	TITLE: SIRIUS IA	Size:	
DOC CTRL CHK:	EMU BUS AND CHARGING		
MFG CTRL CHK:	REV: P3	Drawing Number:	Page 12 Of 23
QA CHK:	Date: Wednesday, June 22, 2005	Time:	10:34:07 am
Changed by: Frg025			




Engineer:	MOTOROLA INC.		
Drawn by:			
R&D CHK:	TITLE: SIRIUS	Size:	
DOC CTRL CHK:	Bluetooth		
MFG CTRL CHK:	REV: P3	Drawing Number:	Page: 14 Of: 23
QA CHK:	Date: Tuesday, April 5, 2005	Time:	4:08:48 pm
Changed by: Frg025			

Connect to POG PERIPH:F3 (LCD10)






U3000
PCAP2
SYMBOL



TO EMU ONE IC mux
for stereo or mono audio

Engineer:	MOTOROLA INC		
Drawn by:	SIRIUS IA		
R&D CHK:	Power and Audio		
DOC CTRL CHK:	REV: P3	Drawing Number:	Page 15 of 23
MFG CTRL CHK:	Date:	Tuesday, April 12, 2005	Time:
QA CHK:	5:45:31 pm		






Engineer:	MOTOROLA INC		
Drawn by:			
RAD CHK:	TITLE: SIRIUS	Size:	
DOC CTRL CHK:	RF TOP LEVEL	Page:	18
PHS CTRL CHK:	REV: P3	Drawing Number:	Page 18 of 23
QA CHK:	Date:	Time:	
Changed by:	Tuesday, April 5, 2005	4:19:49 pm	
Frq025			

TP placeholders for pins with NC


SYNTHESIS CAPACITORS CLOSE TO HARMONY

SUPPLIES INTERCONNECTIONS FAR FROM HARMONY

ALL CAPACITORS CLOSE TO HARMONY




Engineer:	MOTOROLA INC		
Drawn by:			
RAD CHK:	TITLE: SIRIUS HARMONY	Size:	
DOC CTRL CHK:			
PHS CTRL CHK:			
QA CHK:	REV: P3	Drawing Number: Page 13	Of 23
Changed by: frg025	Date: Tuesday, April 5, 2005	Time: 4:15:58 pm	




Engineer Matt Schneider	MOTOROLA BOYNTON BEACH FLORIDA		
Drawn by Matt Schneider			
R&D CHK	TITLE	SIRIUS Rx/Syn	
DOC CTRL CHK	Size D		
MFG CTRL CHK	REV 1.0	Drawing Number	Sheet 20 of 23
QA CHK	Time 4:19:02 pm		

Changed by Frg025 Date Changed Tuesday, April 5, 2005

GSM/DCS/PCS and WCDMA Transmitters




GSM/DCS/PCS PA REF# (800 - 829)




Temp Sensor REF # (880 - 889)

WCDMA PA REF # (850 - 879)

TX_RATTLER_MODULE



Engineer:	MOTOROLA INC.		
Drawn by:			
R&D CHK:	TITLE: SIRIUS IA	Size:	
DOC CTRL CHK:	TRANSMITTER		
MFG CTRL CHK:	REV: P3	Drawing Number:	
QA CHK:	Page: 21	OF: 23	
Changed by: Frq025	Date: Tuesday, April 5, 2005	Time: 4:17:06 pm	



Front End Module REF # (000 - 099)

Engineer:	MOTOROLA INC		
Drawn by:	SIRIUS		
RAD CHK:	TITLE: SIRIUS		Size:
DDC CTRL CHK:	Quad Band Front End Module		
MBG CTRL CHK:	REV: P3	Drawing Number:	Page 22 of 23
QA CHK:	Date:	Time:	
Changed by:	Date:		Time:
Frg025	Tuesday, April 5, 2005		4:18:02 pm